This paper explores the possibilities of using a computing methodology-hardware and software-that employs technology other than binary. I refer to this as "supra-binary" computing. Software constructs that use more than binary techniques are discussed. The gains in supra-binary software are demonstrated, which includes supra-binary code being RISC. Possible hardware implementations of a computer with other than binary based architecture are demonstrated and considered. The advantages and possible disadvantages of these hardware implementations are discussed. The gain in computing speed is evaluated and demonstrated. Supra-binary processing would streamline parallel processing and make its implementation a built-in feature of the software and hardware.
Categories and Subject Descriptors
have contemplated an intrinsic shortcoming of our computers. All our computers are binary. All our computing methodology and architecture use binary exclusively.
During an initial conversation, while volunteering computing services and data analysis to the Dept. of Neuroscience of Mt. Sinai School of Medicine, contemplating the computational issues and functioning of the neurons, these solutions came to me.
Switching in computers is done by toggling on/off switches. Usually, this is done electronically with 2 separate voltage levels.
[MAL001] Hence, all our coding, encoding, all our programming constructs and logic-no matter how we conceptualize them, are reduced somehow to yes/no, if…then, on/off. This is limiting.
Wouldn't it be grand, if we could select one of any number of options and choose a different path, different course of action, based upon each option?! Yes, we have switch statements and neural nets. But, their underlying implementations are always in a binary sequential mode. The equivalent of numerous sequential linear if…then statements. Our programming languages can branch to only one location.
What would the possibilities be, if we could branch to several locations (in programming code) at once? Or, if we could arrive simultaneously at the same place (in programming code) from several locations (in programming code)?
All data structures-stacks, ring buffers, pipes, etc.-are just conceptions. So too, any mimickry of branching to more than one point at a time. Ex. The "switch" statement in 'C' is merely a collection of if…then statements. The conceptualization of branching down many branches at once, for a neural net, is merely a conception-not a reality. My goal is to describe a system that can actually physically branch to multiple locations at once. In order to consider the result of a logical AND of 3 inputs, currently, we need to cascade logic circuits, as above. Likewise, programming statements are also logically ANDed by cascading. The same is true of logically ORing. Both in hardware and software, a cascade is necessary. What I am proposing is muli-gated AND gate as depicted above. Not a cascade of of AND gates. Since our technology is currently limited to binary, we can not begin to imagine the possible advances a "multi-branching" technology would have.
[I would posit it is correct to say, that our -or Western-logic is based upon binary as well. That Aristotlean logic, syllogism etc., is based upon binary choices and branching. Going beyond binary logic is to open a door to another dimension in logic.]
I toyed with the idea of a multi-switch that could be implemented with our current technology and interfaced with our current computer architecture.
Originally, I thought an optical solution would be possible. X-ray diffraction through crystals allows for a standard dispersal pattern. From one optical input there could be many outputs.
However, this would have difficulties in implementation. Physical bulk for one.
Another serious processing limitation to crystals is, that the crystals have a fixed pattern. Yes, a particular crystal might disperse an input light signal to 20 points. But, there is no control or selection possible. Perhaps only 10 or 19 switches should be turned on. This might be overcome with filtering or polarization. However, this would be bulky and mechanical.
So, I abandoned x-ray diffraction as a feasible approach.
Then, ancillary to contemplation on approaching a new research project in bio-informatics applied to neuroscience, another idea for an electronic solution came to me. Use multiple voltage inputs with a Zener diode. 1 Let each input, be an equal voltage, who's total will be the threshold voltage needed to fire the Zener diode. This is something which we have the technology to implement; easily interface with current computer architecture and; would provide for a switch that toggles on from more than one input. Also, the technology would provide the capability for multiple programming threads to merge, reconvene-in hardware and software. A multi gated OR gate could be constructed with several transistors in parallel that would turn on based upon any one of the inputs. As in the following figure 7. Then, there are more sophisticated permutations of these possible constructions. We are not limited to 3 or 4 inputs. But, we could build base 10 computers with this design. Even, CPU registers, counters and clocks could be built on this design-a true 12 or 24 hour clock.
Also, the designs shown, while having more than binary input and activate with a combination of voltage levels, the output is still binary. These devices could be built to output several voltage levels. This would be a whole other dimension to signal processing and allow the use of bases greater than base 2. This discussion is only going to be mentioned in this article and not going to be covered in depth in this article. [This idea is much more developed and technically easier to implement in a photonic solution.]
Of course, these hardware devices would require special "multiswitch" programming constructs; a specially designed compiler to implement the "mutli-switch" instructions into machine code and; special "multi-switch" hardware.
Of course the number of multi-switches that a program could use, would be limited by the physical constraint of the actual number of hardware switches. But, such limitations are to be expected. After all, there are memory constraints; limitations to stacks, nesting if statements, subroutine calls, etc.
It would also be possible, to save a multi-switch state and load a new state. Just as is done with registers during a subroutine call in machine language. [PET01] This "paging" or "swapping" would permit an unlimited amount of multi-switches no matter what the hardware constraint. But, the "swapping" would slow down operations. It would also be very time consuming, use a lot of paging, for 2 logical multiswitches committed to the same logical operation; to page and share the same physical multi-switch.
While the applications are as yet unknown, certainly real time processing control systems would benefit from such computing ability. As would: neural networks and database kernels.
Imagine based upon one input, such as from a smoke detector; that would simultaneously-literally at the same time-lockdown airtight a facility, contact the fire department and commence other fire extinguishing measures.
This may appear to happen with current technology, but it does not. It appears so because the time lag is so minute, the time lag does not register to human beings. But, in computing architecture, these alarms are triggered sequentially, one after the other.
Many similar scenarios are possible.
In mission critical applications, the simultaneity of a multiswitched system would be a plus.
Although possible hardware implementations are discussed, this paper is purely theoretical. The black box approach has been taken. Predicated upon the assumption that the technology is possible, what-if scenarios about the technology are discussed. A prototype was not yet been built.
In the following order, this paper will discuss:  An explanation as to why multi-switching is a RISC method of computing. 
MULTI-SWITCH PROGRAMMING IS RISC PROGRAMMING
Reduced instruction sets allow for maximum speed of execution, with tight code. [CLE01] (Although RISC programming is usually applied to microprogramming, the programming of microprocessors, the advantages of RISC programming can be applied to any programming task. Good engineering, including software engineering, includes simplicity -minimizing complexity.
Unnecessary complexity should be avoided. [MCC01] [IEE01] Also, the greatest advantages of RISC, come with moving data. [CLE01]
As there would be both a high level and low level multi-switch function, the RISC character of multi-switching would apply both to high level programming and microprogramming.
This simplest and basic example is from an if…then construct.
Begin with a simple example of instruction reduction:
This is 3 statements, 3 comparisons and 3 actions.
Clearly, this is tighter, less code, more efficient when written and programmed as:
if ( The more comparisons, the greater the savings in time, as more comparisons are compacted together into one comparison. This is RISC programming.
How many complex comparisons are made in the average program? How complex are these comparisons? This requires further study. How much savings could be made by the implementation of such a technology? That would depend upon the outcome of a study of how many complex comparisons are made in the average program and; how complex are the comparisons. However, a multi-switch could branch to three separate locations-at once. This is natural parallel processing.
MULTI-SWITCH PROGRAMMING IS PARALLEL PROCESSING
The following schematics demonstrates a multi-switch with multiple outputs. Either, the outputs could be polled for activating a process or programming thread. Or, the multiswitches would have their outputs tied to address registers that initiate threads. The contents of these registers would indicate the next instruction of program code to execute. Or, the outputs could be hardwired to activate a piece of hardware to initiate a process. In the case of inputs, from programming threads; the inputs would accrue, in a multi-switch, until all threads had completed and the next stage of programming could be initiated.
This fulfills a requirement of parallel processing to wait for threads to complete. [DEI01] See Figures 5 & 6 above.
The bypass shunt would be used for time-outs for threads that were taking an inordinate amount of time to complete. This might indicate, for example, that a thread had gone into an infinite loop. In which case, a bypass would be necessary to prevent an interminable wait.
Of course parallel processing would require more than one CPU. But, multi-switching makes parallel processing innate. Coupled with an address, in a separate program counter register, a multiswitch output would turn on a thread or initiate a process in a new or alternate CPU, with code located in a specified address.
THE MULTI-SWITCH PROGRAMMING CONSTRUCT
The multi-switch programming construct would take several forms. There would be a machine level multi-switch construct and a high level multi-switch construct. Either way, the multiswitch construct would contain a table of targets, branches, addresses for branching. These branches might be physical addresses or labels for a "goto".
Also, there should be a reset function, that zeroes out the branching addresses. This would be good for initialization and other operations.
The number of possible branches that the switch can go to, I will call "the size" of the multi-switch. E.g. If a multi-switch can make 3 branches, the "size" of the multi-switch is 3.
Here are a few examples:
I will call the multi-switch operator "mswitch".
I will call the multi-switch reset operator "msreset".
The syntax: mswitch name (target, target, target[parameter, parameter…] 
name-is the name a particular mswitch targets-can be either a goto label, a subroutine label, or a process to initiate.
Subroutines and processes may be passed parameters.
Parameters can be returned with their values altered.
There are return codes for subroutines or processes called.
msreset(name)
name-identifier of a previously declared mswitch, or a fixed name for a specific multi-switch, piece of hardware This example also subtly demonstrates the size limitations of a multi-switch.
COMPILER CONSIDERATIONS FOR MULTI-SWITCH PROGRAMMING
Some idea about the hardware implementation is necessary to understand the requirements of compiler implementations of a multi-switch. The switch would have to have built into itself or; have access to, a table of addresses for the targets to activate if the switch is turned on. Also, the switch will have to have multiple addressable inputs, the combination of which, will turn on the switch.
Knowing these considerations necessitates certain compiler outputs.
The high level language programming construct described, would have to be implemented in machine language. This implementation would have to access the new hardware that would be the multi-switch. Also, the low level language implementation would have to include all the features of the construct described above.
This means the opcode will have to load all the target branching addresses into the multi-switch logic gate. Loading the addresses into a multi-switch gate may require more than one opcode. Because, opcodes are limited to the number of addresses they can contain.
In addition, as the computer has the capability of multi-switching, this capability should be taken advantage of. Many functions should be implemented using the multi-switching technology and function.
An example:
The compiler will decide whether or not to use a multi-switch to implement an if…then statement. This decision would be based upon the number of comparisons needed.
Instead of implementing the if…then statement by sequentially loading comparisons and their corresponding branch statements; the compiler would choose a multi-switch construct of many comparisons at once and branch, if all processes complete successfully.
Also, the compiler would have to decide, if the logic requires a capacity of branching that would exceed the mutli-switch. Then, an alternative would be used. Either reverting to old form software imitation of multi-switching or; paging with a multiswitch or; using several multi-switches together, at once, to complete a complicated "if" statement.
Opcodes for Multi-Switching
There will have to be several opcodes for implementing multiswitching:
1. An opcode to initialize the switch, reset all the pointers to target branches. Let us call this opcode "Op-Reset".
2. An opcode to set up the switch to be activated if processes, threads or subroutines complete successfully or; if logical comparisons, signals or alarms are true. In other words, an opcode to send an input signal to a specific multi-switch. Let us arbitrarily call this opcode "Op-Turn-On".
3. An opcode to indicate that an input line to the multiswitch is turned off--not that the input process has not been completed yet rather, completed. For example, a "FALSE" comparison. Let us arbitrarily call this opcode "Op-Turn-Off".
4. An opcode to set up the multi-switch (as shown in figure 8 ) to activate processes or subroutines or program threads or branch to program locations. Let us arbitrarily call this opcode "Op-Activate".
Op-Reset
Op-Reset will zero out all input and target addresses of the multiswitch.
In the high level language implementation of a multi-switch, when a multi-switch label is declared, the compiler should (good programming and software engineering design) clear out all input and target addresses in the multi-switch. This would mean a call to Op-Reset. Only after clearing out the input addresses, then the input addresses should be assigned.
Op-Turn-On
Op-Turn-On will have to have the addresses of the inputs to the multi-switch logic gate. Note there are several inputs to a multiswitch.
Different processes or comparisons will have to access different addressable input lines to the multi-switch gate. Yet, there is only one physical and logical switch.
The compiler would have to keep track of the physical address of the multi-switch and the physical addresses of the input lines to the multi-switch.
Also, the compiler will need a table to keep track of the assignment of input lines. Before assigning a new input, the compiler will have to know which lines are available and; which lines have already been assigned. The compiler will have to have address resolution that will assign the logical input lines to the physical input lines of a switch.
Op-Turn-Off
During operation, when a multi-switch is used, it will be activated by several input lines. This will be done by sending a "high" or "on" signal. Otherwise, the signal will be "off". The signal is turned "on" when a process completes successfully with a desired result or; a comparison is made and evaluates true, etc. In the scenario when the process has completed unsuccessfully or the comparison is false, no signal will be sent to the multi-switch to activate it. However, the multi-switch needs to know this too. Otherwise, the multi-switch will wait, in limbo, forever, for all input lines to turn on.
This may be resolved with a timing solution or; a "completion table" of completed tasks (comparisons, processes, subroutines, etc.) It may also be resolved by sending input signals, to "bypass", shunt the multi-switch. This would be the preferred method. It is simple and would indicate a failed or false operation.
Using a time limit for processes to complete may give erroneous information. Some processes may just take longer to complete.
There will be the issue of how to handle infinite loops. What if a multi-switch is waiting for a signal from a process in an infinite loop? My personal recommendation would be to handle such problems with standard debugging techniques-not to implement a timeout. However, a timeout is used in some operating systems to avoid infinite loops. [DEI01] A bypass mechanism would be a better and simpler solution, in my personal opinion and; involves a lot less operations than maintaining a completion table while continually parsing the table for results. However, a table would give a multi-switch the ability to vary in "size".
Since the multi-switch is designed to be turned on when all inputs are high, one single bypass signal / line should be sufficient.
The opcode op-turn-off would send a signal to the shunt, turning the shunt on, which would turn the multi-switch "off". The multiswitch will send out a low voltage or "off" signal.
The opcode op-turn-off would have be added to every process or comparison that would turn the multi-switch on. The op-turn-off would be activated by an if statement. If the process fails or the comparison is untrue, then op-turn-off is activated.
The opcode op-turn-off must contain the address of the bypass line of the multi-switch.
Op-Activate
Op-Activate will have to have the addresses of the output lines from the multi-switch logic gate. Note there are several outputs to a multi-swich.
Different processes or comparisons will be activated, branched to, from different addressable output lines from the multi-switch gate. Yet, there is only one physical and logical switch. But, there are several output lines to that switch.
The compiler would have to keep track of the physical address of the multi-switch and the physical addresses of the output lines from the multi-switch.
Also, the compiler will need a table to keep track of the assignment of output lines. Before assigning a new output, the compiler will have to know which lines are available and; which lines have already been assigned. The compiler will have to have address resolution that will assign the logical output lines to the physical output lines of a switch.
SAMPLE SOFTWARE IMPLEMENTATIONS OF THE MULTI-SWITCH PROGRAMMING CONSTRUCT

If…Then
A complex if…then statement would be implemented in a machine level multi-switch construct that would function similarly to the high level construct in (programming) Example 5. The comparison part of the if…then statement would be broken up into parts. Each comparison would be treated as a process. The comparison processes would execute in parallel. As each process completes, it would send a logical yes to an input line of a multiswitch gate. The multi-switch gate will go on only if all processes complete successfully.
Parallel Processing
As demonstrated with the example of an If…Then construct, the multi-switch is a hardware method of implementing parallel processing. This has an advantage over the current software implementation.
[DEI01] Current implementation of parallel processing separates program code into threads. When a program comes to a point where it branches to separate threads, it runs each separate thread. Later, the program continues after all the threads have terminated. As separate threads are executed and terminated, it is necessary to know that all the threads have completed, before the program can continue. Currently, this is done with semaphores. Again, semaphores are a binary device.
Figure 9. Basic Thread Processing
Each thread needs a separate semaphore. Each semaphore has to be monitored. All the semaphores, together, for all the threads, must be polled, continually; until, all the threads complete. A time consuming process. This is a much simpler and much more direct approach to parallel programming. Direct approaches are better, especially when eliminating unnecessary complexity.
The number of threads that can be handled would depend upon the size of the multi-switch.
One implementation of parallel processing would use several multi-switches, each of a different size. The compiler would select the right size multi-switch for the particular number of threads in an instance of multi-programming.
However, one multi-switch with many input lines could handle any number of threads less than its "size"-number of input lines. This could be easily programmed. Ex. A multi-switch has 10 input lines. There are 3 threads. The multi-switch can handle that.
For parallel processing, I foresee the multi-switch as an excellent advancement in hardware. It will provide efficiency, speed, and reduce programming code. All in all, it will simplify and streamline parallel processing as well as making parallel programming a much more practical way of programming.
Implementing a neural net with a multi-switch.
A neural net is currently implemented as a hierarchy of nodes. Each nodes points to successive nodes in subsequent levels, beneath itself. This is similar to an inverted pyramid and top down approach. However, a pyramid starts at one point. A true neural net, starts with many nodes at the top. Current designs of neural networks do not allow for lateral and upwards reference. While these may be logically more streamlined and, perhaps easier to program, it may not be real world.
[BAR01] [&&&QUI01 locust paper]
In fact, the lack of lateral and upwards links in current neural network implementations is a shortcoming of our neural networks. For neural networks to be optimal, they should include lateral and upwards links. Without lateral and upwards links, the neural network is rigid and unable to reconnect. It is partially static and limited. It is not fully dynamic and free to choose links as necessary.
Ex. In a real neural network, a fact, that might have been considered ancillary and at the bottom of the pyramid can be relocated to the top of the pyramid.
Real neural networks can reconstruct themselves. This is something current neural networks do not really do.
However, a neural network built with multi-switches can reconstruct itself.
In a neural network, with multi-switches, a multi-switch would itself be a node.
It would address the input lines of other multi-switches.
This would allow for a node to point to other nodes. However, the top down hierarchy would not have to be maintained.
Also, an application such as a neural network, could use many multi-switches. In fact, specific machines, rich in multi-switches might be designed especially for neural networks.
A neural network would be an application that would make good use of saving and reloading logical configurations (symbolic addressing) of multi-switches. As the number of multi-switches might be less than the size of the neural network, the logical design of multi-switches, "which nodes link to which nodes", could be preserved; by saving the software assignment-symbolic addressing of a multi-switch; swapping out the multi-switch's configuration (symbolic addressing) with a new configuration and; restoring an old multi-switch configuration as needed.
A configuration containing the output addresses of a multi-switch. In this case, that would be symbolic multi-switch names and not physical addresses of multi-switches.
5.3
Implementing an indexed database with a multi-switch.
Many databases maintain indexes dynamically. Databases are frequently indexed by different keys. Using a multi-switch design, which would implement parallel processing, a record could easily be added to a database and a procedure to each index would update all indexes instantaneously.
Likewise, the reverse could be done when deleting a record. It could be removed from all indexes simultaneously.
5.4
Implementing a database search with a multi-switch.
A multi-switch design would be of advantage when searching for complex keys [a key made up of a combination of several data fields or parts of data fields] or; the equivalent of a complex key, with the data fields, but an actual index has not been made for such a complex key.
Using a multi-switch and parallel processing, a search could be initiated to look for those records with matching fields. When all the fields match, i.e. the components of the key, the desired record would be found.
This would be different than currently looking for the primary field. Finding a match then, inspecting the secondary record. And so on, until the complete key is found.
This multi-switching technique would check all relevant fields in a database simultaneously.
Multi-switched computers would reduce search time by combining search commands and; by turning multiple searches into single searches for multiple items.
POSSIBLE HARDWARE IMPLEMENTATIONS OF A "MULTI-SWITCH" COMPUTER LOGIC GATE
There are two possible implementations I have thought of. One is electronic. The other is optical. This paper will discuss an electronic implementation only.
An Electronic Switch
The electronic switch can be implemented in either a hardwired of soft set manner. I will discuss both. 
Hardwired
Multiple Port Logic Gate
A logic gate can be built with 3 or more input lines. The logic gate would work at the same voltage levels that are currently used. The trick would be that the switch will be built with a material like a Zener diode. Zener diodes have a high resistance. But, after a threshold is reached, the resistance barrier is broken and the current flows. The threshold voltage will be set high enough that it will require the combined voltage of all the input lines.
Alternatively to having more than 2 voltage levels, the Zener diode could be selected, or put in series with a resistor, so that the output voltage would be at the same level as an ordinary high voltage signal.
See figure 5.
Transistor Gain Increments To Higher Voltage Level Input Threshold
A logic gate can be built with 3 or more input lines. The logic gate would work at the same voltage levels that are currently used. The flow through the switch will be controlled by transistors. The transistors would be in series. The gain will be controlled by the combination of all the input lines. The transistor will be selected so that a high ( 
Shunt for bypass, if 1 many tests fails.
The multi-switch will have a bypass input activated by comparisons or processes, as they complete with a "FALSE" or failure return code. A special opcode, op-turn-off, will be executed at the end of the comparisons or processes, to send a signal to the bypass line. The only high signal coming from the multi-switch will be from the shunt/bypass, indicating a logical FALSE.
See figures 5, 6 and 7. Note the bypass input and output lines.
Soft Set Channel Table
A multi-switch with multiple outputs (See figure 8.) will need a table of some kind, to indicate where the outputs should go. Meaning, the addresses of the output locations associated with the output lines.
This could be implemented in either a hardwired or soft coded fashion. Either the target addresses could be stored in special registers-that might be built into the multi-switch. Or, the target addresses could be stored in a table in memory, that would be accessed as needed [when an output line goes high].
Using a table instead of hardwiring outputs would require more memory accesses; which might slow down operation. However, using a table in memory would make it easier to swap logical multi-switches amongst physical multi-switches.
6.3
When activated, the multi-switch should know if there are no more targets to go to.
In figure 8 , the multi-switch has 3 outputs. The multi-switch appears "static" in that it must go to all 3 outputs-no more, no less.
However, as stated in the beginning of this paper, the ability to scale-chose the number of paths a switch should have, was a design consideration.
While I can conceive of a switch with a potential range of up to 20 outputs-as the example from a crystal's X-ray diffraction, I doubt that is practical. However, having a need to be able to scale from 3 to 5 switches does have an intuitive reality.
How would the scaling be done?
To use only some of the lines, it would be necessary to have an indicator, that there is no address to go to. For example, a known bad address. All zeroes is a common way of doing this. If the address in the address register points to all zeroes, the switch & compiler, know that that line is not being used.
If the multi-switched is hardwired, the address register would have to an invalid address. Instead of causing an exception, the invalid address and output signal, should simply be ignored. No signal should be sent to that address.
If the multi-switch is soft coded with a table, the compiler should simply not generate opcodes for output lines that have invalid addresses.
7.
FUTURE DEVELOPMENT 7.1 Study the number of multi-switches current programming would use.
Actual programs, a large sample of code, will need to be analyzed to determine the number of switches average multi-switches will need to satisfy current programming needs.
Also, an appropriate number of multi-switches per computer will need assessment.
While a multi-switch of size 3 will take us beyond binary, larger switches will probably be of value. However, multi-switches of size 20 will probably be a waste, unless is special cases, perhaps telecommunications. For math, I am confident there is a desire to produce real base 10 computers. Hence, 10 line multi-switches would be necessary.
The matter needs study. We have to look for the answer to questions like: The answers to these questions will guide us in building multiswitched computers. These answers will tell us how many multiswitches to build and; what switching size these switches should have.
I predict, that with time and popularity, the number of multiswitches built into a machine, will increase.
Prototypes Under Consideration
The construction of a demo electronic multi-switch.
The construction of a demo optical multi-switch.
The methodology employed in the optical switch would increase the bandwidth of current technology by a minimum of ninefold (9x). (With current technological capabilities.)
This could be applied in a downwards compatible method. Meaning, current cabling infrastructure would not need alterations.
SUMMARY
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